

### ● Features

$V_{DS} = 100V$ ,  
 $I_D = 190A$  (at  $V_{GS} = 10V$ )  
 $R_{DS(ON)} @ V_{GS} = 10V, < 4.7m\Omega < 4.4m\Omega *$   
 $R_{DS(ON)} @ V_{GS} = 6V, < 6 m\Omega < 5.5m\Omega *$


**100% UIS Tested**

**100% Rg Tested**

### ● General Description

- Trench Power TBO technology
- Low  $R_{DS(ON)}$
- Low Gate Charger
- Optimized fast-switching applications
- BMS battery protection
- Synchronous Rectifiers in DC/DC and AC/DC Converters
- Industrial and Motor Drive applications

### ● Pin Configurations



### ● Absolute Maximum Ratings @ $T_A=25^\circ C$ unless otherwise noted

| Parameter                          |                   | Symbol      | Ratings  | Unit |
|------------------------------------|-------------------|-------------|----------|------|
| Drain-Source Voltage               |                   | $V_{DSS}$   | 100      | V    |
| Gate-Source Voltage                |                   | $V_{GSS}$   | $\pm 20$ | V    |
| Continuous Drain Current $I_D$     | $T_C=25^\circ C$  | $I_D$       | 190      | A    |
|                                    | $T_C=100^\circ C$ |             | 120      |      |
| Pulsed Drain Current $I_{DM}$      |                   | $I_{DM}$    | 425      | A    |
| Continuous Drain Current $I_{DSM}$ | $T_A=25^\circ C$  | $I_{DSM}$   | 29       | A    |
|                                    | $T_A=70^\circ C$  |             | 23       |      |
| Avalanche Current $I_{AS}$         |                   | $I_{AS}$    | 77       | A    |
| Avalanche energy $L=0.1mH$ $c$     |                   | EAS         | 296      | mJ   |
| Vds Spike                          | 10 $\mu s$        | $V_{SPIKE}$ | 120      | V    |

**100V N-Channel Enhancement Mode Power MOSFET**

|  |                       |                                   |            |    |
|--|-----------------------|-----------------------------------|------------|----|
| Power Dissipation B                    | T <sub>C</sub> =25°C  | P <sub>D</sub>                    | 326        | W  |
|  | T <sub>C</sub> =100°C |                                   | 163        |    |
| Power Dissipation A                    | T <sub>C</sub> =25°C  | P <sub>DSM</sub>                  | 8.3        | W  |
|  | T <sub>C</sub> =70°C  |                                   | 5.3        |    |
| Junction and Storage Temperature Range |                       | T <sub>J</sub> , T <sub>STG</sub> | -55 to 175 | °C |

**● Thermal Resistance Ratings**

| Parameter                        |              | Symbol           | Typical | Maximum | Unit |
|----------------------------------|--------------|------------------|---------|---------|------|
| Maximum Junction-to-Ambient A    | t ≤ 10 s     | R <sub>θJA</sub> | 12      | 15      | °C/W |
| Maximum Junction-to-Ambient A, D | Steady State |                  | 50      | 60      |      |
| Maximum Junction-to-Case         | Steady State | R <sub>θJC</sub> | 0.36    | 0.46    |      |

Surface mount package TO263

**● Electrical Characteristics @T<sub>A</sub>=25°C unless otherwise noted**

| Parameter                         | Symbol               | Test Conditions   | Min | Typ  | Max  | Unit |
|-----------------------------------|----------------------|---|-----|------|------|------|
| <b>Static</b>                     |                      |   |     |      |      |      |
| Drain-Source Breakdown Voltage    | V <sub>(BR)DSS</sub> | V <sub>GS</sub> = 0V, I <sub>D</sub> = 250 μA   | 100 | --   | --   | V    |
| Zero Gate Voltage Drain Current   | I <sub>DSS</sub>     | V <sub>DS</sub> = 100V, V <sub>GS</sub> = 0V  | --  | --   | 1    | μA   |
| Gate Threshold Voltage            | V <sub>GS(TH)</sub>  | V <sub>GS</sub> = V <sub>DS</sub> , I <sub>DS</sub> = 250 μA                            | 2.3 | 2.8  | 3.4  | V    |
| Gate Leakage Current              | I <sub>GSS</sub>     | V <sub>GS</sub> = ±20V, V <sub>DS</sub> = 0V  | --  | --   | ±100 | nA   |
| Drain-Source On-state Resistance  | R <sub>DS(on)</sub>  | V <sub>GS</sub> = 10V, I <sub>D</sub> = 20A TO220                                       | --  | 3.9  | 4.7  | mΩ   |
|                                   |                      | V <sub>GS</sub> = 6V, I <sub>D</sub> = 20A TO220  | --  | 4.7  | 6    |      |
|                                   |                      | V <sub>GS</sub> = 10V, I <sub>D</sub> = 20A TO263                                       | --  | 3.6  | 4.4  |      |
|                                   |                      | V <sub>GS</sub> = 6V, I <sub>D</sub> = 20A TO263  | --  | 4.1  | 5.5  |      |
| Forward Transconductance          | g <sub>FS</sub>      | V <sub>DS</sub> = 5V, I <sub>D</sub> = 20A  | --  | 90   | --   | S    |
| Diode Forward Voltage             | V <sub>SD</sub>      | I <sub>S</sub> = 1A, V <sub>GS</sub> = 0V   | --  | 0.68 | 1    | V    |
| Max Body-Diode Continuous Current | I <sub>S</sub>       |   | --  | --   | 120  | A    |
| <b>Switching</b>                  |                      |   |     |      |      |      |
| Total Gate Charge                 | Q <sub>g</sub> (10V) | V <sub>DS</sub> =50V, I <sub>D</sub> =20A,<br>V <sub>GS</sub> =10V                      | --  | 93   | 135  | nC   |
| Gate-Source Charge                | Q <sub>gs</sub>      |   | --  | 23   | --   | nC   |
| Gate-Drain Charge                 | Q <sub>gd</sub>      |   | --  | 16   | --   | nC   |
| Turn-on Delay Time                | t <sub>d(on)</sub>   | V <sub>GS</sub> =10V V <sub>DS</sub> =50V, R <sub>L</sub> =2.5Ω<br>R <sub>GEN</sub> =3Ω | --  | 21   | --   | ns   |
| Turn-on Rise Time                 | t <sub>r</sub>       |   | --  | 22   | --   | ns   |
| Turn-off Delay Time               | t <sub>d(off)</sub>  |   | --  | 58   | --   | ns   |
| Turn-Off Fall Time                | t <sub>f</sub>       |   | --  | 20   | --   | ns   |



100V N-Channel Enhancement Mode Power MOSFET

|                                    |           |                                   |     |      |     |          |
|------------------------------------|-----------|-----------------------------------|-----|------|-----|----------|
| Body Diode Reverse Recovery Time   | $t_{rr}$  | $I_F=20A, di/dt=500A/\mu s$       | --  | 49   | --  | ns       |
| Body Diode Reverse Recovery Charge | $Q_{rr}$  | $I_F=20A, di/dt=500A/\mu s$       | --  | 460  | --  | nC       |
| <b>Dynamic</b>                     |           |                                   |     |      |     |          |
| Input Capacitance                  | $C_{iss}$ | $V_{DS}=50V, V_{GS}=0V, f=1.0MHz$ | --  | 7085 | --  | pF       |
| Output Capacitance                 | $C_{oss}$ |                                   | --  | 605  | --  | pF       |
| Reverse Transfer Capacitance       | $C_{rss}$ |                                   | --  | 32   | --  | pF       |
| Gate resistance                    | $R_g$     | $f=1.0MHz$                        | 0.4 | 0.8  | 1.2 | $\Omega$ |

- A. The value of  $R_{\theta JA}$  is measured with the device mounted on 1in2 FR-4 board with 2oz. Copper, in a still air environment with  $T_A = 25^\circ C$ . The Power dissipation  $P_{DSM}$  is based on  $R_{\theta JA} \leq 10s$  and the maximum allowed junction temperature of  $150^\circ C$ . The value in any given application depends on the user's specific board design, and the maximum temperature of  $175^\circ C$  may be used if the PCB allows it.
- B. The power dissipation  $P_D$  is based on  $T_{J(MAX)}=175^\circ C$ , using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.
- C. Single pulse width limited by junction temperature  $T_{J(MAX)}=175^\circ C$ .
- D. The  $R_{\theta JA}$  is the sum of the thermal impedance from junction to case  $R_{\theta JC}$  and case to ambient.
- E. The static characteristics in Figures 1 to 6 are obtained using  $<300\mu s$  pulses, duty cycle 0.5% max.
- F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of  $T_{J(MAX)}=175^\circ C$ . The SOA curve provides a single pulse rating.
- G. The maximum current rating is package limited.
- H. These tests are performed with the device mounted on 1 in2 FR-4 board with 2oz. Copper, in a still air environment with  $T_A=25^\circ C$ .

● Typical Performance Characteristics (T<sub>J</sub> = 25 °C, unless otherwise noted)




Figure 1: On-Region Characteristics (Note E)




Figure 2: Transfer Characteristics (Note E)




Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




Figure 4: On-Resistance vs. Junction Temperature (Note E)




Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)




Figure 6: Body-Diode Characteristics (Note E)




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Figure 10: Single Pulse Power Rating Junction-to-Case (Note F)




Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)




Figure 12: Power De-rating (Note F)




Figure 13: Current De-rating (Note F)




Figure 14: Single Pulse Power Rating Junction-to-Ambient (Note H)




Figure 15: Normalized Maximum Transient Thermal Impedance (Note H)

Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms






Figure D: Diode Recovery Test Circuit & Waveforms








### TO263(D2PAK) PACKAGE OUTLINE



RECOMMENDED LAND PATTERN



UNIT: mm

| SYMBOLS | DIMENSIONS IN MILLIMETERS |       |        | DIMENSIONS IN INCHES |       |       |
|---------|---------------------------|-------|--------|----------------------|-------|-------|
|         | MIN                       | NOM   | MAX    | MIN                  | NOM   | MAX   |
| A       | 4.064                     | 4.45  | 4.826  | 0.160                | 0.175 | 0.190 |
| A1      | 0.00                      | ---   | 0.254  | 0.000                | ---   | 0.010 |
| A2      | 2.20                      | 2.67  | 2.90   | 0.087                | 0.105 | 0.114 |
| b       | 0.508                     | 0.81  | 0.991  | 0.020                | 0.032 | 0.039 |
| b2      | 1.143                     | 1.27  | 1.778  | 0.045                | 0.050 | 0.070 |
| c       | 0.381                     | 0.50  | 0.737  | 0.015                | 0.020 | 0.029 |
| c2      | 1.143                     | 1.27  | 1.651  | 0.045                | 0.050 | 0.065 |
| D       | 8.382                     | 9.14  | 9.652  | 0.330                | 0.360 | 0.380 |
| D1      | 6.858                     | 8.00  | 8.37   | 0.270                | 0.315 | 0.330 |
| e       | 2.54 BSC                  |       |        | 0.100 BSC.           |       |       |
| E       | 9.652                     | 10.03 | 10.668 | 0.380                | 0.395 | 0.420 |
| E1      | 6.223                     | 8.00  | 8.37   | 0.245                | 0.315 | 0.330 |
| H       | 14.605                    | 15.24 | 15.875 | 0.575                | 0.600 | 0.625 |
| L       | 1.778                     | 2.54  | 2.794  | 0.070                | 0.100 | 0.110 |
| L1      | 1.02                      | 1.27  | 1.676  | 0.040                | 0.050 | 0.066 |
| L2      | 1.27                      | 1.52  | 1.778  | 0.50                 | 0.60  | 0.070 |
| L3      | 0.25 BSC                  |       |        | 0.010 BSC.           |       |       |

NOTE:

1. PACKAGE BODY SIDES EXCLUDE MOLD FLASH AND GATE BURRS. MOLD FLASH SHOULD BE LESS THAN 6 MILS.
2. TOLERANCE 0.10 MILLIMETERS UNLESS OTHERWISE SPECIFIED.
3. DIMENSION L IS MEASURED IN GAUGE LINE.
4. CONTROLLING DIMENSION IS MILLIMETER.  
CONVERTED INCH DIMENSIONS ARE NOT NECESSARILY EXACT.
5. REFER TO JEDEC TO-263 AB.

100V N-Channel Enhancement Mode Power MOSFET

Flow (wave) soldering (solder dipping)

| Product        | Peak Temperature | Dipping Time |
|----------------|------------------|--------------|
| Pb device      | 245°C ±5°C       | 5sec ±1 sec  |
| Pb-Free device | 260°C +0/-5°C    | 5sec ±1 sec  |



This integrated circuit can be damaged by ESD. UniverChip Corporation recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedure can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

**Attention:**

- Any and all XPX power products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your XPX power representative nearest you before using any XPX power products described or contained herein in such applications.
- XPX power assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all XPX power products described or contained herein.
- Specifications of any and all XPX power products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- XPX power Semiconductor CO.,LTD. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all XPX power products(including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of XPX power Semiconductor CO.,LTD.
- Information (including circuit diagrams and circuit parameters) herein is for example only ; it is not guaranteed for volume production. XPX power believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.
- Any and all information described or contained herein are subject to change without notice due to product/ technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the XPX power product that you intend to use.
- This catalog provides information as of Sep.2019. Specifications and information herein are subject to change without notice.